Digital Logic Design Engineering Student - Summer 2026

Architect, develop and implement breakthrough Ethernet/networking IP to be integrated into next-generation SoCs for automotive, industrial and edge computing markets. The IP itself is challenging and of significant scope as it requires implementing very complicated and challenging algorithms in hardware/silicon. It incorporates latest Ethernet technology such as IEEE Time Sensitive Networking (TSN) that extends Ethernet for safety-critical and real-time applications. Analyze architecture design tradeoffs and develop solutions, that best meet the requirements. Provide technical leadership to our engineering IP team and assist in project planning and tracking. Oversee the design and implementation of the IP, including guidance in design and code reviews. Work with marketing to define feature requirements.

Job Summary:

• Contribute to Architect, design and implement breakthrough Ethernet/networking IP to be integrated into next-generation SoCs for automotive, industrial and edge computing markets.

• Help for micro-architecture, Verilog RTL implementation, logic synthesis and timing closure.

• Execute front-end to back-end handoff IP quality checks such as Lint/CDC/Synthesis/STA/LEC and other.

• Contribute to IP design verification on planning and execution, to ensure the IP is delivered on time and with highest quality.

• Quality documentation for all phases of the project; e.g. quality detailed IP functional and implementation specifications.

• Proactively drive continuous improvement in design methodology.

Key Challenges:

• The IP itself is challenging and of significant scope as it requires implementing very complicated and challenging algorithms in hardware/silicon. It incorporates latest Ethernet technology such as IEEE Time Sensitive Networking (TSN) that extends Ethernet for safety-critical and real-time applications.

• IP requires a well-thought-out scalable micro-architecture and proper parameterization that enables to grow the area/power linearly as the performance, capacity and functionality required, need to be increased.

• IP developed in the team needs to be of high quality and implementation ready, requiring strong interactions with the SoC integration and implementation teams

Cross functional aspects:

• Interaction with architecture, software and marketing for IP definition and roadmap

• Work closely with SoC front-end integration and implementation, for IP execution.

• Interaction with the application engineering to resolve customer issues.

In order to apply for this position, the candidate must have the following:

• Working on bachelor or Master's degree in Electrical Engineering, Software or Computer Engineering or related education.

• Ability to solve problems.

• Strong interest in hardware design and/or verification

• Focus on quality of results, with proven problem-solving abilities.

• Must work well in a team environment.

• Strong interpersonal, communication, and documentation skills (in English).

The following skills are desirable but not required:

• Student work experience in hardware design or verification environment

• Knowledge in Verilog RTL design, logic synthesis, coverage analysis and timing closure

• Knowledge of state-of-the-art networking technologies including TCP/IP protocols

• Experience with data products such as routers, bridges and switches is desirable.

• Good knowledge of Unix/Linux, Perl